



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/691,004	10/18/2000	Leonard Forbes	303.324US4	4509

7590 09/02/2003

Schwegman, Lundberg, Woessner & Kluth, P.A.  
P.O.Box 2938  
Minneapolis, MN 55402

EXAMINER

MONDT, JOHANNES P

ART UNIT

PAPER NUMBER

2826

DATE MAILED: 09/02/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	09/691,004	FORBES ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Johannes P Mondt	2826	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

1)  Responsive to communication(s) filed on 31 July 2003.

2a)  This action is **FINAL**.                            2b)  This action is non-final.

3)  Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

4)  Claim(s) 36-39,59-67,71-85,98 and 99 is/are pending in the application.

4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

5)  Claim(s) 83-85 is/are allowed.

6)  Claim(s) 36-39,59-67,71-82,98 and 99 is/are rejected.

7)  Claim(s) \_\_\_\_\_ is/are objected to.

8)  Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

9)  The specification is objected to by the Examiner.

10)  The drawing(s) filed on \_\_\_\_\_ is/are: a)  accepted or b)  objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

11)  The proposed drawing correction filed on \_\_\_\_\_ is: a)  approved b)  disapproved by the Examiner.

If approved, corrected drawings are required in reply to this Office action.

12)  The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

13)  Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)  All b)  Some \* c)  None of:

1.  Certified copies of the priority documents have been received.
2.  Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3.  Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

14)  Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).

a)  The translation of the foreign language provisional application has been received.

15)  Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

1)  Notice of References Cited (PTO-892) 4)  Interview Summary (PTO-413) Paper No(s). \_\_\_\_ .  
2)  Notice of Draftsperson's Patent Drawing Review (PTO-948) 5)  Notice of Informal Patent Application (PTO-152)  
3)  Information Disclosure Statement(s) (PTO-1449) Paper No(s) 17 . 6)  Other: \_\_\_\_ .

## DETAILED ACTION

### ***Continued Examination Under 37 CFR 1.114***

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 7/31/3 has been entered.

### ***Response to Arguments***

2. Applicant's arguments filed 7/31/3 have been fully considered. The following rejections and indication of allowable subject matter are the result.

### ***Claim Rejections - 35 USC § 102***

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the

reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

4. **Claim 37** is rejected under 35 U.S.C. 102(e) as being anticipated by Weitzel et al (5,661,312). Weitzel et al teach a source region 21 (cf. col. 2, l. 2), a drain region 11 (cf. col. 1, l. 42-44 and col. 2, l. 4-5), a channel region 14 (cf. col. 1, 50) between said source region and said drain region, and a gate 18 (cf. col. 1, l. 57-58) separated from said channel region by an insulator 17 (cf. col. 1, 52), and furthermore are inherent in the device by Weitzel et al, because all of the above limitations are inherent in a MOSFET as disclosed by Weitzel et al in their abstract and claimed (claim1 for instance). Furthermore, the gate as claimed in by Weitzel et al in their claim 2 dependent upon their claim 1, is in one embodiment made of a silicon carbide compound  $Si_{1-x}C_x$  with  $x=0.5$ , namely: silicon carbide (SiC). Therefore, Weitzel et al teach the gate formed of a silicon carbide compound  $Si_{1-x}C_x$  with  $x$  selected at a predetermined value approximately between 0.5 and 1.0. The value for  $x$  of the prior art is thus seen to be within the claimed range defined in claim 37. The purpose as claimed, i.e., "to establish a desired value of a barrier energy between the gate and the insulator" is irrelevant for the present device claim, for which only the final structure matters.

***Claim Rejections - 35 USC § 103***

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. ***Claim 36 and 38-39*** are rejected under 35 U.S.C. 103(a) as being unpatentable over Chiang et al (4,598,305) in view of Halvis et al (5,369,040). Chiang et al teach (cf. Fig. 1) a transistor comprising a source region, a drain region, a channel region between the source and drain regions (regions 26, 28 are the source/drain regions, and 16 is a channel region) (cf. col. 3, l. 32-66); and a (polysilicon) gate 22 separated from the channel region by an insulator 20 (cf. col. 3, l. 32-66). The gate 22 according to Chiang is of silicon (cf. col. 3, l. 32-66). Although Chiang et al do not necessarily teach the gate material to be  $Si_{1-x}C_x$  with  $x$  between 0.5 and 1.0, it would have been obvious to replace the poly-silicon gate material with  $Si_{1-x}C_x$  with  $x$  being infinitesimally close to the range  $x$  greater than 0.5 in view of Halvis et al, who teach in the art of MOS photo-detectors (cf. title and abstract), hence analogous art, that the gate can be made more transparent by adding up to 50% carbon to the poly-silicon, thus creating a polycrystalline silicon carbide compound gate, thereby increasing the efficiency of the device (cf. abstract and col. 3, l. 32-43). Applicant's disclosure does not explain why it is critical to the invention to make  $x$  infinitesimally greater than 0.5 instead of infinitesimally less than 0.5: the "Summary of the Invention" rather allows for the range  $0 < x < 1$  (see pages 3-5), while other claims in the same invention cover rather

complementary ranges, such as  $0.1 < x < 0.5$ . Furthermore, according to Applicant the value of  $x$  in one embodiment is selected to establish a desired value for the barrier energy between the gate and the underlying insulator; however, the energy gap of  $Si_{1-x}C_x$ , and hence said barrier energy is a continuous function of the stoichiometric parameter  $x$ . Therefore, said barrier energy has substantially the same value for  $x=0.5$  and for  $x$  infinitesimally greater than 0.5. The burden is to Applicant to show otherwise, i.e., to show said infinitesimal difference in  $x$  makes a critical difference in the invention. Applicant is reminded that a *prima facie* case of obviousness typically exists when the ranges of a claimed composition overlap the ranges disclosed in the prior art or when the ranges of a claimed composition do not overlap but are close enough such that one skilled in the art would have expected them to have the same properties. *In re Peterson*, 65 USPQ2d 1379 (CA FC 2003).

*On claim 38:* The barrier energy between the gate material in the device as essentially taught by Chiang et al and Halvis et al is the barrier energy between silicon dioxide (cf. col. 3, l. 56-58 in Chiang et al) and  $Si_{1-x}C_x$  with  $x$  infinitesimally close to but less than 0.5; said barrier energy is therefore infinitesimally close to a boundary in the claimed range, namely 2.8 eV. Applicant neither discloses nor explains in the Specification why said infinitesimal difference is critical to the invention. Applicant is reminded that a *prima facie* case of obviousness typically exists when the ranges of a claimed composition overlap the ranges disclosed in the prior art or when the ranges of a claimed composition do not overlap but are close enough such that one skilled in the

art would have expected them to have the same properties. *In re Peterson*, 65 USPQ2d 1379 (CA FC 2003).

*On claim 39:* the insulator in the invention as essentially taught by Chiang et al and Halvis et al is formed of silicon dioxide (cf. col. 3, l. 56-58 in Chiang et al).

7. **Claims 59-61** are rejected under 35 U.S.C. 103(a) as being unpatentable over Chiang et al (4,598,305) and Halvis et al (5,369,040). Chiang et al teach (cf. Fig. 1) a transistor comprising a source region and a drain region (regions 26 and 28) formed in a substrate 12/14/22, a channel region 16 in the substrate between the source and drain regions (cf. col. 3, l. 32-66); and a (polysilicon) gate 22 separated from the channel region by an insulator 20 (cf. col. 3, l. 32-66). The gate 22 according to Chiang is of silicon (cf. col. 3, l. 32-66). Although Chiang et al do not necessarily teach the gate material to be  $Si_{1-x}C_x$  with  $x$  between approximately 0.5 and 1.0, it would have been obvious to replace the poly-silicon gate material with  $Si_{1-x}C_x$  with  $x$  up to 0.5 in view of Halvis et al, who teach in the art of MOS photo-detectors (cf. title and abstract), hence analogous art, that the gate can be made more transparent by adding up to 50% carbon to the poly-silicon, thus creating a polycrystalline silicon carbide compound gate, thereby increasing the efficiency of the device (cf. abstract and col. 3, l. 32-43). Applicant's disclosure does not explain why it is critical to the invention to make  $x$  infinitesimally greater than 0.5 thus fulfilling the limitation in the claim, instead of infinitesimally less than 0.5 as taught by Halvis et al: the "Summary of the Invention" rather allows for the range  $0 < x < 1$  (see pages 3-5), while other claims in the same

invention cover rather complementary ranges, such as  $0.1 < x < 0.5$ . Furthermore, according to Applicant the value of  $x$  in one embodiment is selected to establish a desired value for the barrier energy between the gate and the underlying insulator; however, the energy gap of  $\text{Si}_{1-x}\text{C}_x$ , and hence said barrier energy is a continuous function of the stoichiometric parameter  $x$  (a polynomial). Therefore, said barrier energy has substantially the same value for  $x=0.5$  and for  $x$  infinitesimally greater than 0.5. The burden is to Applicant to show otherwise, i.e., to show said infinitesimal difference in  $x$  makes a critical difference in the invention. Applicant is reminded that a *prima facie* case of obviousness typically exists when the ranges of a claimed composition overlap the ranges disclosed in the prior art or when the ranges of a claimed composition do not overlap but are close enough such that one skilled in the art would have expected them to have the same properties. *In re Peterson*, 65 USPQ2d 1379 (CA FC 2003). Because the device by Chiang et al detects light that traverses the gate material there is ample motivation to include the teaching by Halvis et al in this respect in the device by Chiang et al. Combination of said teaching and said device is straightforward by adding methane gas during poly-silicon growth or using ion implantation as recommended by Halvis et al (cf. col. 3, l. 44-51). Success in implementing the combination can therefore be reasonably expected.

*On claim 60:* the substrate in the device by Chiang et al comprises a p-type silicon substrate 14 (cf. col. 3, l. 46-55); the source region comprises an n+ type source region formed in the substrate and the drain region comprises an n+ type drain region in

the substrate (regions 26 and 28, respectively) (cf. col. 3, l. 60-66); and the insulator 20 comprises a layer of silicon dioxide (cf. col. 3, l. 56-58).

*On claim 61:* the insulator according to Chiang et al is made of silicon dioxide, because said insulator is made by oxidizing part of the polysilicon layer 22 (cf. col. 3, l. 56-58); furthermore, the methods of making the  $Si_{1-x}C_x$  gate as described by Halvis et al produce  $Si_{1-x}C_x$  from polycrystalline silicon thus creating crystalline silicon carbide at least on the molecular scale, i.e., nano-crystalline silicon carbide. Finally, there is no difference in the meaning of the verbiage "nanocrystalline" and the meaning of the verbiage "amorphous" because even in an ultra-amorphous state nanocrystals, i.e., crystals at the scale of the interatomic distance, exist. Therefore, the list of crystalline forms that constitutes the essence of this claim is not a true limitation.

8. **Claims 37 and 99** are rejected under 35 U.S.C. 103(a) as being unpatentable over Chiang et al (4,598,305) in view of Halvis et al (5,369,040). Chiang et al teach (cf. Fig. 1) a transistor comprising a source region, a drain region, a channel region between the source and drain regions (regions 26, 28 are the source/drain regions, and 16 is a channel region) (cf. col. 3, l. 32-66); and a (polysilicon) gate 22 separated from the channel region by an insulator 20 (cf. col. 3, l. 32-66). The gate 22 according to Chiang is of silicon (cf. col. 3, l. 32-66). Although Chiang et al do not necessarily teach the gate material to be  $Si_{1-x}C_x$  with  $x$  between approximately 0.5 and 1.0, it would have been obvious to replace the poly-silicon gate material with  $Si_{1-x}C_x$  with  $x$  falling in the range between approximately 0.5 and 1.0 in view of Halvis et al, who teach in the art of

MOS photo-detectors (cf. title and abstract), hence analogous art, that the gate can be made more transparent by adding up to 50% carbon to the poly-silicon, thus creating a polycrystalline silicon carbide compound gate, thereby increasing the efficiency of the device (cf. abstract and col. 3, l. 32-43). Because the device by Chiang et al detects light that traverses the gate material there is ample motivation to include the teaching by Halvis et al in this respect in the device by Chiang et al. Combination of said teaching and said device is straightforward by adding methane gas during poly-silicon growth or using ion implantation as recommended by Halvis et al (cf. col. 3, l. 44-51). Success in implementing the combination can therefore be reasonably expected.

*On claim 99:* the insulator according to Chiang et al is made of silicon dioxide, because said insulator is made by oxidizing part of the polysilicon layer 22 (cf. col. 3, l. 56-58); furthermore, the methods of making the  $Si_{1-x}C_x$  gate as described by Halvis et al produce  $Si_{1-x}C_x$  from polycrystalline silicon thus creating crystalline silicon carbide at least on the molecular scale, i.e., nano-crystalline silicon carbide. Finally, there is no difference in the meaning of the verbiage "nanocrystalline" and the meaning of the verbiage "amorphous" because even in an ultra-amorphous state nanocrystals, i.e., crystals at the scale of the interatomic distance, exist. Therefore, the list of crystalline forms that constitutes the essence of this claim is not a true limitation.

9. **Claim 62-67** are rejected under 35 U.S.C. 103(a) as being unpatentable over Chiang et al (4,598,305) in view of Halvis et al (5,369,040).

*On claims 62-63:* Chiang et al teach (cf. Fig. 1) a transistor comprising a source region formed in a substrate and a drain region formed in the substrate (regions 26, 28 are the source/drain regions, and 12/14/26/28 is the substrate) (cf. col. 3, l. 32-66); a channel region 16 in the substrate between the source region and the drain region (cf. col. 3, l. 32-66); and a (polysilicon) gate 22 separated from the channel region by an insulator 20 (cf. col. 3, l. 32-66). The gate 22 according to Chiang is of silicon (cf. col. 3, l. 32-66). Although Chiang et al do not necessarily teach the gate material to be  $Si_{1-x}C_x$  with  $x$  between 0.1 and 0.5, it would have been obvious to replace the polysilicon gate material with  $Si_{1-x}C_x$  with  $x$  between 0.1 and 0.5 in view of Halvis et al, who teach in the art of MOS photodetectors (cf. title and abstract), hence analogous art, that the gate can be made more transparent by adding up to 50% carbon to the polysilicon, thus creating a polycrystalline silicon carbide compound gate (therefore, the added further limitation defined by claim 64 is met), thereby increasing the efficiency of the device (cf. abstract and col. 3, l. 32-43). Because the device by Chiang et al detects light that traverses the gate material there is ample motivation to include the teaching by Halvis et al in this respect in the device by Chiang et al. Combination of said teaching and said device is straightforward by adding methane gas during polysilicon growth or using ion implantation as recommended by Halvis et al (cf. col. 3, l. 44-51). Success in implementing the combination can therefore be reasonably expected.

*On claim 63:* the substrate in Chiang et al comprises a p-type silicon substrate 14 (cf. col. 3, l. 32-66); the source and drain region comprise n+ type source and drain

regions 26 and 28 (cf. col. 3, l. 32-66); and the insulator comprises a layer of silicon dioxide (cf. col. 3, l. 32-66) as it is grown by oxidizing the silicon layer 16.

*On claims 65-67:* Chiang et al teach a transistor comprising a source region formed in a substrate and a drain region formed in the substrate (regions 26, 28 are the source/drain regions, and 12/14/26/28 is the substrate) (cf. col. 3, l. 32-66); a channel region 16 in the substrate between the source region and the drain region (cf. col. 3, l. 32-66); and a (polysilicon) gate 22 separated from the channel region by an insulator 20 (cf. col. 3, l. 32-66). The gate 22 according to Chiang is of silicon (cf. col. 3, l. 32-66). Although Chiang et al do not necessarily teach the gate material to be  $Si_{1-x}C_x$  with  $x$  between 0.1 and 0.5, it would have been obvious to replace the polysilicon gate material with  $Si_{1-x}C_x$  with  $x$  between 0.1 and 0.5 in view of Halvis et al, who teach in the art of MOS photodetectors (cf. title and abstract), hence analogous art, that the gate can be made more transparent by adding up to 50% carbon, i.e., less than  $x=0.5$ , to the polysilicon, thus creating a polycrystalline silicon carbide compound gate (therefore, the added further limitation defined by claim 67 is met), thereby increasing the efficiency of the device (cf. abstract and col. 3, l. 32-43). Because the device by Chiang et al detects light that traverses the gate material there is ample motivation to include the teaching by Halvis et al in this respect in the device by Chiang et al. Combination of said teaching and said device is straightforward by adding methane gas during polysilicon growth or using ion implantation as recommended by Halvis et al (cf. col. 3, l. 44-51). Success in implementing the combination can therefore be reasonably expected.

*On claim 66: the substrate in Chiang et al comprises a p-type silicon substrate 14 (cf. col. 3, l. 32-66); the source and drain region comprise n+ type source and drain regions 26 and 28 (cf. col. 3, l. 32-66) in the substrate; and the insulator comprises a layer of silicon dioxide (cf. col. 3, l. 32-66) as it is grown by oxidizing the silicon layer 16.*

10. **Claims 71-73** are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al (ISSN #: 0018-9383) in view of Halvis et al (5,369,040). Nakamura et al teach a floating gate transistor comprising a source region and a drain region formed in a substrate, a channel region in the substrate between the source region and the drain region (cf. title, abstract, and page 1693, "Introduction" (see Figure 1) and "Operation of the SFG Pixel", see Figure 1); a floating gate (cf. abstract and "Introduction on page 1693) separated from the channel region by an insulator, said source, drain, channel, and insulator also being inherent in the MOS transistor (cf. abstract) taught by Nakamura et al; and a control gate BG separated from the floating gate by an inter-gate dielectric (if the material between the gates would not be a dielectric the gates would not be electrically independent and hence both would be either floating or controlled). The floating gate is made of polysilicon (double-poly process used in the implementation; see Wolf (pp. 311-312) for definition of double-poly process; see page 1694 in Nakamura et al, "Image Sensor Architecture", first paragraph for double-poly process by Nakamura et al).

*Nakamura et al do not necessarily teach the further limitation that the floating gate comprises a silicon carbide compound Si<sub>1-x</sub>C<sub>x</sub> with x selected between 0.5*

and 1.0. However, it would have been obvious to replace the floating gate material with  $Si_{1-x}C_x$  with  $x$  between 0.1 and 0.5 in view of Halvis et al, who teach in the art of MOS photodetectors (cf. title and abstract), hence analogous art, that the gate can be made more transparent by adding up to 50% carbon, i.e., only infinitesimally less than  $x > 0.5$ , to the silicon, thus creating a polycrystalline silicon carbide compound gate (therefore, the added further limitation defined by claim 73 is met), thereby increasing the efficiency of the device (cf. abstract and col. 3, l. 32-43). The prior art range thus only infinitesimally fails to overlap with the range as claimed. Applicant's disclosure does not explain why it is critical to the invention to make  $x$  infinitesimally greater than 0.5 thus fulfilling the limitation in the claim, instead of infinitesimally less than 0.5 as taught by Halvis et al: the "Summary of the Invention" rather allows for the range  $0 < x < 1$  (see pages 3-5), while other claims in the same invention cover rather complementary ranges, such as  $0.1 < x < 0.5$ . Furthermore, according to Applicant the value of  $x$  in one embodiment is selected to establish a desired value for the barrier energy between the gate and the underlying insulator; however, the energy gap of  $Si_{1-x}C_x$ , and hence said barrier energy is a continuous function of the stoichiometric parameter  $x$  (a polynomial). Therefore, said barrier energy has substantially the same value for  $x$  infinitesimally less than 0.5 and for  $x$  infinitesimally greater than 0.5. The burden is to Applicant to show otherwise, i.e., to show said infinitesimal difference in  $x$  makes a critical difference in the invention. Applicant is reminded that a *prima facie* case of obviousness typically exists when the ranges of a claimed composition overlap the ranges disclosed in the prior art or when the ranges of a claimed composition do not overlap but are close enough such

that one skilled in the art would have expected them to have the same properties. In re Peterson, 65 USPQ2d 1379 (CA FC 2003). Because the device by Chiang et al detects light that traverses the gate material there is ample motivation to include the teaching by Halvis et al in this respect in the device by Chiang et al. Combination of said teaching and said device is straightforward by adding methane gas during poly-silicon growth or using ion implantation as recommended by Halvis et al (cf. col. 3, l. 44-51). Success in implementing the combination can therefore be reasonably expected.

Because the device by Nakamura et al detects light that traverses the floating gate (FG) material (because the active region is located between the n+ source and drain regions) (see Figure 1) there is ample motivation to include the teaching by Halvis et al in this respect in the device by Nakamura et al. Combination of said teaching and said device is straightforward by adding methane gas during polysilicon growth or using ion implantation as recommended by Halvis et al (cf. col. 3, l. 44-51). Success in implementing the combination can therefore be reasonably expected.

*On claim 72:* Nakamura et al teach a floating gate transistor comprising a source region and a drain region formed in a substrate, a channel region in the substrate between the source region and the drain region (cf. title, abstract, and page 1693, "Introduction" (see Figure 1) and "Operation of the SFG Pixel", see Figure 1); a floating gate (cf. abstract and "Introduction on page 1693) separated from the channel region by an insulator, said source, drain, channel, and insulator also being inherent in the MOS transistor (cf. abstract) taught by Nakamura et al; and a control gate BG separated from the floating gate by an inter-gate dielectric (if the material between the gates would not

be a dielectric the gates would not be electrically independent and hence both would be either floating or controlled). The floating gate is made of polysilicon (double-poly process used in the implementation; see Wolf (pp. 311-312) for definition of double-poly process; see page 1694 in Nakamura et al, "Image Sensor Architecture", first paragraph for double-poly process by Nakamura et al).

11. **Claims 74 and 76** are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al (ISSN #: 0018-9383) in view of Halvis et al (5,369,040). Nakamura et al teach a floating gate transistor comprising a source region and a drain region formed in a substrate, a channel region in the substrate between the source region and the drain region (cf. title, abstract, and page 1693, "Introduction" (see Figure 1) and "Operation of the SFG Pixel", see Figure 1); a floating gate (cf. abstract and "Introduction on page 1693) separated from the channel region by an insulator, said source, drain, channel, and insulator also being inherent in the MOS transistor (cf. abstract) taught by Nakamura et al; and a control gate BG separated from the floating gate by an inter-gate dielectric (if the material between the gates would not be a dielectric the gates would not be electrically independent and hence both would be either floating or controlled). The floating gate is made of polysilicon (double-poly process used in the implementation; see Wolf (pp. 311-312) for definition of double-poly process; see page 1694 in Nakamura et al, "Image Sensor Architecture", first paragraph for double-poly process by Nakamura et al).

*Nakamura et al do not necessarily teach* the further limitation that the floating gate comprises a silicon carbide compound  $Si_{1-x}C_x$  with  $x$  selected between 0.1 and 0.5. However, it would have been obvious to replace the floating gate material with  $Si_{1-x}C_x$  with  $x$  between 0.1 and 0.5 in view of Halvis et al, who teach in the art of MOS photodetectors (cf. title and abstract), hence analogous art, that the gate can be made more transparent by adding up to 50% carbon, i.e., less than  $x=0.5$ , to the silicon, thus creating a polycrystalline silicon carbide compound gate (therefore, the added further limitation defined by claim 76 is met), thereby increasing the efficiency of the device (cf. abstract and col. 3, l. 32-43). The range  $x<0.5$  completely includes the range by Applicant while the preferred value of  $x$  being approximately 10% still is in the range of Applicant. Because the device by Nakamura et al detects light that traverses the floating gate (FG) material (because the active region is located between the  $n^+$  source and drain regions) (see Figure 1) there is ample motivation to include the teaching by Halvis et al in this respect in the device by Nakamura et al. Combination of said teaching and said device is straightforward by adding methane gas during polysilicon growth or using ion implantation as recommended by Halvis et al (cf. col. 3, l. 44-51). Success in implementing the combination can therefore be reasonably expected.

12. **Claim 75** is rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al and Halvis et al as applied to claim 74 above, and further in view of Chiang et al (4,598). As detailed above, independent claim 74 is unpatentable over Nakamura et al in view of Halvis et al. Furthermore, the substrate in the device by

Nakamura et al comprises a p-type silicon substrate p (cf. Figure 1 and page 1694, "Image Sensor Architecture", first paragraph, referring to double-poly CMOS process; see Wolf pages 311-312 for definition of double-poly CMOS process); the source and drain region comprise n+ type source and drain regions n+ (cf. col. 3, l. 32-66); and the insulator comprises a layer of silicon dioxide (cf. col. 3, l. 32-66) as it is grown by oxidizing the silicon layer 16. Although neither Nakamura et al nor Halvis et al necessarily teach the insulator to be of silicon dioxide, silicon dioxide is a preferred selection for the gate insulation layer in any MOSFET because of its ease of making and has been used by for instance Chiang et al in the analogous art of MOS photodetectors (cf. Figure 1, col. 3, l. 56-58), in which one of the requirements involves the relative transparency of the gate insulator material to light.

Motivation to include the teaching by Chiang et al in the device as essentially taught by Nakamura et al and Halvis et al stems from said relative ease of making according to the method delineated by Chiang et al (cf. col. 3, l. 56-58) and from said relative transparency to light. Combination of said teaching with said device merely involves a standard step in the double-poly process followed by Nakamura et al through which the entire device can be made starting from silicon.

13. **Claims 77 and 79** are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al (ISSN #: 0018-9383) in view of Halvis et al (5,369,040). Nakamura et al teach a floating gate transistor comprising a source region and a drain region formed in a substrate, a channel region in the substrate between the source region and

the drain region (cf. title, abstract, and page 1693, "Introduction" (see Figure 1) and "Operation of the SFG Pixel", see Figure 1); a floating gate (cf. abstract and "Introduction on page 1693) separated from the channel region by an insulator, said source, drain, channel, and insulator also being inherent in the MOS transistor (cf. abstract) taught by Nakamura et al; and a control gate BG separated from the floating gate by an inter-gate dielectric (if the material between the gates would not be a dielectric the gates would not be electrically independent and hence both would be either floating or controlled). The floating gate is made of polysilicon (double-poly process used in the implementation; see Wolf (pp. 311-312) for definition of double-poly process; see page 1694 in Nakamura et al, "Image Sensor Architecture", first paragraph for double-poly process by Nakamura et al).

*Nakamura et al do not necessarily teach* the further limitation that the floating gate comprises a silicon carbide compound  $Si_{1-x}C_x$  with  $x$  selected to be less than 0.5. However, it would have been obvious to replace the floating gate material with  $Si_{1-x}C_x$  with  $x$  less than 0.5 in view of Halvis et al, who teach in the art of MOS photodetectors (cf. title and abstract), hence analogous art, that the gate can be made more transparent by adding up to 50% carbon, i.e., less than  $x=0.5$ , to the silicon, thus creating a polycrystalline silicon carbide compound gate (therefore, the added further limitation defined by claim 79 is met), thereby increasing the efficiency of the device (cf. abstract and col. 3, l. 32-43). Because the device by Nakamura et al detects light that traverses the floating gate (FG) material (because the active region is located between the n+ source and drain regions) (see Figure 1) there is ample motivation to include the

teaching by Halvis et al in this respect in the device by Nakamura et al. Combination of said teaching and said device is straightforward by adding methane gas during polysilicon growth or using ion implantation as recommended by Halvis et al (cf. col. 3, l. 44-51). Success in implementing the combination can therefore be reasonably expected.

14. **Claim 75** is rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al and Halvis et al as applied to claim 74 above, and further in view of Chiang et al (4,598). As detailed above, independent claim 74 is unpatentable over Nakamura et al in view of Halvis et al. Furthermore, the substrate in the device by Nakamura et al comprises a p-type silicon substrate p (cf. Figure 1 and page 1694, "Image Sensor Architecture", first paragraph, referring to double-poly CMOS process; see Wolf pages 311-312 for definition of double-poly CMOS process); the source and drain region comprise n+ type source and drain regions n+ (cf. col. 3, l. 32-66); and the insulator comprises a layer of silicon dioxide (cf. col. 3, l. 32-66) as it is grown by oxidizing the silicon layer 16. Although neither Nakamura et al nor Halvis et al necessarily teach the insulator to be of silicon dioxide, silicon dioxide is a preferred selection for the gate insulation layer in any MOSFET because of its ease of making and has been used by for instance Chiang et al in the analogous art of MOS photodetectors (cf. Figure 1, col. 3, l. 56-58), in which one of the requirements involves the relative transparency of the gate insulator material to light.

Motivation to include the teaching by Chiang et al in the device as essentially taught by Nakamura et al and Halvis et al stems from said relative ease of making according to the method delineated by Chiang et al (cf. col. 3, l. 56-58) and from said relative transparency to light. Combination of said teaching with said device merely involves a standard step in the double-poly process followed by Nakamura et al through which the entire device can be made starting from silicon.

15. **Claim 78** is rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al and Halvis et al as applied to claim 77 above, and further in view of Chiang et al (4,598). As detailed above, independent claim 77 is unpatentable over Nakamura et al in view of Halvis et al. Furthermore, the substrate in the device by Nakamura et al comprises a p-type silicon substrate p (cf. Figure 1 and page 1694, "Image Sensor Architecture", first paragraph, referring to double-poly CMOS process; see Wolf pages 311-312 for definition of double-poly CMOS process); the source and drain region comprise n+ type source and drain regions n+ (cf. col. 3, l. 32-66); and the insulator comprises a layer of silicon dioxide (cf. col. 3, l. 32-66) as it is grown by oxidizing the silicon layer 16. Although neither Nakamura et al nor Halvis et al necessarily teach the insulator to be of silicon dioxide, silicon dioxide is a preferred selection for the gate insulation layer in any MOSFET because of its ease of making and has been used by for instance Chiang et al in the analogous art of MOS photodetectors (cf. Figure 1, col. 3, l. 56-58), in which one of the requirements involves the relative transparency of the gate insulator material to light.

Motivation to include the teaching by Chiang et al in the device as essentially taught by Nakamura et al and Halvis et al stems from said relative ease of making according to the method delineated by Chiang et al (cf. col. 3, l. 56-58) and from said relative transparency to light. Combination of said teaching with said device merely involves a standard step in the double-poly process followed by Nakamura et al through which the entire device can be made starting from silicon.

16. **Claims 80-82** are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al ((ISSN #: 0018-9383) in view of Halvis et al (5,369,040). Nakamura et al teach a floating gate transistor comprising a source region and a drain region formed in a substrate, a channel region in the substrate between the source region and the drain region (cf. title, abstract, and page 1693, "Introduction" (see Figure 1) and "Operation of the SFG Pixel", see Figure 1); a floating gate (cf. abstract and "Introduction on page 1693) separated from the channel region by an insulator, said source, drain, channel, and insulator also being inherent in the MOS transistor (cf. abstract) taught by Nakamura et al; and a control gate BG separated from the floating gate by an inter-gate dielectric (if the material between the gates would not be a dielectric the gates would not be electrically independent and hence both would be either floating or controlled). The floating gate is made of polysilicon (double-poly process used in the implementation; see Wolf (pp. 311-312) for definition of double-poly process; see page 1694 in Nakamura et al, "Image Sensor Architecture", first paragraph for double-poly process by Nakamura et al).

*Nakamura et al do not necessarily teach* the further limitation that the floating gate comprises a silicon carbide compound  $Si_{1-x}C_x$  with  $x$  selected to be between 0.5 and 0.75. However, it would have been obvious to replace the floating gate material with  $Si_{1-x}C_x$  with  $x$  only infinitesimally less than 0.5 in view of Halvis et al, who teach in the art of MOS photodetectors (cf. title and abstract), hence analogous art, that the gate can be made more transparent by adding up to 50% carbon, i.e., up to infinitesimally less than  $x=0.5$ , to the silicon, thus creating a polycrystalline silicon carbide compound gate (therefore, the added further limitation defined by claim 82 is met), thereby increasing the efficiency of the device (cf. abstract and col. 3, l. 32-43).

The prior art range thus only infinitesimally fails to overlap with the range as claimed. Applicant's disclosure does not explain why it is critical to the invention to make  $x$  infinitesimally greater than 0.5 thus fulfilling the limitation in the claim, instead of infinitesimally less than 0.5 as taught by Halvis et al: the "Summary of the Invention" rather allows for the range  $0 < x < 1$  (see pages 3-5), while other claims in the same invention cover rather complementary ranges, such as  $0.1 < x < 0.5$ . Furthermore, according to Applicant the value of  $x$  in one embodiment is selected to establish a desired value for the barrier energy between the gate and the underlying insulator; however, the energy gap of  $Si_{1-x}C_x$ , and hence said barrier energy is a continuous function of the stoichiometric parameter  $x$  (a polynomial). Therefore, said barrier energy has substantially the same value for  $x$  infinitesimally less than 0.5 and for  $x$  infinitesimally greater than 0.5. The burden is to Applicant to show otherwise, i.e., to show said infinitesimal difference in  $x$  makes a critical difference in the invention.

Applicant is reminded that a *prima facie* case of obviousness typically exists when the ranges of a claimed composition overlap the ranges disclosed in the prior art or when the ranges of a claimed composition do not overlap but are close enough such that one skilled in the art would have expected them to have the same properties. *In re Peterson*, 65 USPQ2d 1379 (CA FC 2003). Because the device by Chiang et al detects light that traverses the gate material there is ample motivation to include the teaching by Halvis et al in this respect in the device by Chiang et al. Combination of said teaching and said device is straightforward by adding methane gas during poly-silicon growth or using ion implantation as recommended by Halvis et al (cf. col. 3, l. 44-51). Success in implementing the combination can therefore be reasonably expected.

Because the device by Nakamura et al detects light that traverses the floating gate (FG) material (because the active region is located between the n+ source and drain regions) (see Figure 1) there is ample motivation to include the teaching by Halvis et al in this respect in the device by Nakamura et al. Combination of said teaching and said device is straightforward by adding methane gas during polysilicon growth or using ion implantation as recommended by Halvis et al (cf. col. 3, l. 44-51). Success in implementing the combination can therefore be reasonably expected.

*On claim 81:* Nakamura et al teach a floating gate transistor comprising a source region and a drain region formed in a substrate, a channel region in the substrate between the source region and the drain region (cf. title, abstract, and page 1693, "Introduction" (see Figure 1) and "Operation of the SFG Pixel", see Figure 1); a floating gate (cf. abstract and "Introduction on page 1693) separated from the channel region by

an insulator, said source, drain, channel, and insulator also being inherent in the MOS transistor (cf. abstract) taught by Nakamura et al; and a control gate BG separated from the floating gate by an inter-gate dielectric (if the material between the gates would not be a dielectric the gates would not be electrically independent and hence both would be either floating or controlled). The floating gate is made of polysilicon (double-poly process used in the implementation; see Wolf (pp. 311-312) for definition of double-poly process; see page 1694 in Nakamura et al, "Image Sensor Architecture", first paragraph for double-poly process by Nakamura et al).

17. **Claims 36 and 98** are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al (ISSN #: 0018-9383 ) in view of Halvis et al (5,369,040). Nakamura et al teach a floating gate transistor comprising a source region and a drain region (n+ regions in the p substrate; cf. Figure 1), a channel region in the substrate between the source region and the drain region (cf. title, abstract, and page 1693, "Introduction" (see Figure 1) and "Operation of the SFG Pixel", see Figure 1); and a (floating) gate (cf. abstract and "Introduction on page 1693) separated from the channel region by an insulator. Said source, drain, channel, and insulator also being inherent in the MOS transistor (cf. abstract) taught by Nakamura et al; and a control gate BG separated from the floating gate by an inter-gate dielectric (if the material between the gates would not be a dielectric the gates would not be electrically independent and hence both would be either floating or controlled). The (floating) gate is made of polysilicon (double-poly process used in the implementation; see Wolf (pp. 311-312) for definition of double-poly

process; see page 1694 in Nakamura et al, "Image Sensor Architecture", first paragraph for double-poly process by Nakamura et al).

*Nakamura et al do not necessarily teach the further limitation that the floating gate comprises a silicon carbide compound  $Si_{1-x}C_x$  with  $x$  selected to be greater than 0.5. However, it would have been obvious to replace the floating gate material with  $Si_{1-x}C_x$  with  $x$  between 0.1 and 0.5 in view of Halvis et al, who teach in the art of MOS photodetectors (cf. title and abstract), hence analogous art, that the floating gate can be made more transparent by adding up to 50% carbon, i.e., only infinitesimally less than  $x > 0.5$ , to the silicon, thereby increasing the efficiency of the device (cf. abstract and col. 3, l. 32-43). The prior art range thus only infinitesimally fails to overlap with the range as claimed. Applicant's disclosure does not explain why it is critical to the invention to make  $x$  infinitesimally greater than 0.5 thus fulfilling the limitation in the claim, instead of infinitesimally less than 0.5 as taught by Halvis et al: the "Summary of the Invention" rather allows for the range  $0 < x < 1$  (see pages 3-5), while other claims in the same invention cover rather complementary ranges, such as  $0.1 < x < 0.5$ . Furthermore, according to Applicant the value of  $x$  in one embodiment is selected to establish a desired value for the barrier energy between the gate and the underlying insulator; however, the energy gap of  $Si_{1-x}C_x$ , and hence said barrier energy is a continuous function of the stoichiometric parameter  $x$  (a polynomial). Therefore, said barrier energy has substantially the same value for  $x$  infinitesimally less than 0.5 and for  $x$  infinitesimally greater than 0.5. The burden is to Applicant to show otherwise, i.e., to show said infinitesimal difference in  $x$  makes a critical difference in the invention.*

Applicant is reminded that a *prima facie* case of obviousness typically exists when the ranges of a claimed composition overlap the ranges disclosed in the prior art or when the ranges of a claimed composition do not overlap but are close enough such that one skilled in the art would have expected them to have the same properties. *In re Peterson*, 65 USPQ2d 1379 (CA FC 2003). Because the device by Chiang et al detects light that traverses the gate material there is ample motivation to include the teaching by Halvis et al in this respect in the device by Chiang et al. Combination of said teaching and said device is straightforward by adding methane gas during poly-silicon growth or using ion implantation as recommended by Halvis et al (cf. col. 3, l. 44-51). Success in implementing the combination can therefore be reasonably expected. Because the device by Nakamura et al detects light that traverses the floating gate (FG) material (because the active region is located between the n+ source and drain regions) (see Figure 1) there is ample motivation to include the teaching by Halvis et al in this respect in the device by Nakamura et al. Combination of said teaching and said device is straightforward by adding methane gas during polysilicon growth or using ion implantation as recommended by Halvis et al (cf. col. 3, l. 44-51). Success in implementing the combination can therefore be reasonably expected.

*On claim 98:* as mentioned, said gate is a floating gate (FG) (cf. Figure 1 and loc. cit.), and the device by Nakamura et al further comprises a control gate BG separated from said floating gate by an inter-gate dielectric comprising silicon dioxide.

#### ***Allowable Subject Matter***

18. **Claims 83-85** are allowable over the prior art. The following is a statement of reasons for the indication of allowable subject matter: a floating gate transistor with source, drain, channel and gate insulator with floating gate and control gate is in the prior art (Nakamura et al, loc.cit.). However, the limitation that the floating gate material comprises a silicon carbide compound  $Si_{1-x}C_x$  wherein x is selected between 0.75 and 1.0 has not been found (the closest value for the stoichiometric parameter x found in the prior art was a limit point of 0.5). Previously cited rejection over Fujiwara (5,798,548) in view of Weitzel et al (5,661,312) and Hamakawa et al (JP357126175A) has been withdrawn: although the examiner maintains that material selection by Weitzel et al for the gate has been prompted by breakdown considerations as delineated in the previous Office Action (Paper No. 16, "Response to Arguments") (see especially col. 1, l. 58-60) the art by Hamakawa et al is insufficiently analogous to conclude obviousness: the lack of analogy stems mainly from the PIN diode rather than field effect type device taught by Hamakawa et al (see English abstract). Although carbon ( $Si_0C_1$ ) gates in insulated gate field effect transistors are known (e.g., Ukai et al, 5,910,665), their inclusion together with a control gate, the carbon gate being a floating gate, has not been found to date.

***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Johannes P Mondt whose telephone number is 703-306-0531. The examiner can normally be reached on 8:00 - 18:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J Flynn can be reached on 703-308-6601. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

JPM  
August 19, 2003



NATHAN J. FLYNN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800